[ Next Article | Previous Article | Book Contents | Library Home | Legal | Search ]
Assembler Language Reference

slliq (Shift Left Long Immediate with MQ) Instruction

Purpose

Rotates the contents of a general-purpose register to the left by a specified number of bits in an immediate value, merges the result with the contents of the MQ Register under control of a mask, and places the rotated word in the MQ Register and the masked result in another general-purpose register.

Note: The slliq instruction is supported only in the POWER architecture.

Syntax

POWER
slliq RA,RS,SH
slliq. RA,RS,SH

Description

The slliq instruction rotates the contents of the source general-purpose register (GPR) RS to the left by N bits, where N is the shift amount specified in SH, merges the result with the contents of the MQ Register, and stores the rotated word in the MQ Register and the final result in GPR RA. The mask consists of 32 minus N ones followed by N zeros.

The slliq instruction has two syntax forms. Each syntax form has a different effect on Condition Register Field 0.

Syntax Form Overflow Exception (OE) Fixed-Point Exception Register Record Bit (Rc) Condition Register Field 0
slliq None None 0 None
slliq. None None 1 LT,GT,EQ,SO

The two syntax forms of the slliq instruction never affect the Fixed-Point Exception Register. If the syntax form sets the Record (Rc) bit to 1, the instruction affects the Less Than (LT) zero, Greater Than (GT) zero, Equal To (EQ) zero, and Summary Overflow (SO) bits in Condition Register Field 0.

Parameters

RA Specifies target general-purpose register where result of operation is stored.
RS Specifies source general-purpose register for operation.
SH Specifies immediate value for shift amount.

Examples

  1. The following code rotates the contents of GPR 4 to the left by 3 bits, merges the rotated data with the contents of the MQ Register under a generated mask, and places the rotated word in the MQ Register and the result in GPR 6:
    # Assume GPR 4 contains 0x9000 3000.
    # Assume the MQ Register contains 0xFFFF FFFF.
    slliq 6,4,0x3
    # GPR 6 now contains 0x8001 8007.
    # The MQ Register now contains 0x8001 8004.
  2. The following code rotates the contents of GPR 4 to the left by 4 bits, merges the rotated data with the contents of the MQ Register under a generated mask, places the rotated word in the MQ Register and the result in GPR 6, and sets Condition Register Field 0 to reflect the result of the operation:
    # Assume GPR 4 contains 0xB004 3000.
    # Assume the MQ Register contains 0xFFFF FFFF.
    slliq. 6,4,0x4
    # GPR 6 now contains 0x0043 000F.
    # The MQ Register contains 0x0043 000B.
    # Condition Register Field 0 now contains 0x4.

Related Information

Fixed-Point Processor .

Fixed-Point Rotate and Shift Instructions .


[ Next Article | Previous Article | Book Contents | Library Home | Legal | Search ]